Introduction
Metal gate and high-k gate dielectric are considered to instead of poly-silicon gate and silicon oxide for 45nm generation [1] . Metal gate has advantages of low gate resistance, eliminate poly depletion effect, and boron penetration issue.
In this work, the pMOSFET device with ternary Hf x Mo y N z metal gate and Gd 2 O 3 high-k gate dielectric has been demonstrated for the first time. Threshold voltage(V th ) of Hf x Mo y N z /Gd 2 O 3 pMOSFET device can be tuned from -0.6 V to -0.08 V by controlling N 2 flow ratio. A physical model has been proposed to explain extrinsic Fermi-level pinning at the Hf x Mo y N z /Gd 2 O 3 interface.
Experimental
The Hf x Mo y N z /Gd 2 O 3 pMOSFET devices were fabricated on a 4-in. n-type Si(100) using conventional self-aligned MOSFET process. After RCA cleaning, SiO 2 with thickness of 600nm as a field oxide was thermally grown by the furnace. The definition of active area and RCA cleaning were employed followed by rf-sputter of Gd 2 O 3 as a gate dielectric with 6nm thickness. The Hf x Mo y N z metal gate electrode with different N 2 flow ratio(0, 6,and 10%) were deposited by co-sputtering with pure hafnium(Hf) and molybdenum(Mo) targets in argon(Ar) and nitrogen(N 2 ) mixtures. The sputtering dc power of both target is 250 W. The reactive pressure and the gas flow rate are 2×10 -3 torr and 50 sccm, respectively. The detail metal gate and high-k process conditions were shown in Table 1 . The Hf x Mo y N z gate electrodes were patterned by chemical wet etching to prevent dry etching damage. After gate patterning, S/D regions were formed by B 11+ implantation with a dose of 3×15 cm -2 at 10 keV. Then, activation annealing was performed in N 2 ambient at 850 o C for 30 sec. All of the samples were finally subjected to backside Al contact and sintering. The device key process flow was shown in Fig. 1 . The Hf x Mo y N z thin film with thickness of 100nm was prepared also for the thermal stability study. The basic electrical properties were analysis by a Keithley 4200 semiconductor characterization analyzer.
Result and Discussion

Materials and Electrical properies Characterization
Hf x Mo y N z thin films were deposited with N 2 flow ratio of 0, 6, and 10% for resistivity study as shown in Fig. 2 . The resistivity of Hf x Mo y N z increased from 2.64×10 -4 to 5.03×10 -3 Ω-cm for samples without annealing as increasing N 2 flow ratio from 0 to 10%, respectively. After 950 o C annealing, the resistivity of Hf x Mo y N z thin films were below 10 -3 order for all samples. It results in the possible application for metal gate electrode [2] . Moreover, the resistivity of Hf x Mo y N z tended to decreased with increasing N 2 flow ratio after annealing. It may be due to Hf x Mo y N z film phase change and is discussed with X-ray diffraction(XRD) later. In order to evaluate the N 2 and temperature effects on the phase variation, crystal orientation for the samples with N 2 flow ratio of 0, 6, and 10% were analyzed by XRD. Figure 3 shows the N 2 flow ratio effects on the crystal orientation of without and with annealing samples. From Fig. 3 (a), 0% N 2 flow ratio sample only Hf(102) phase was observed. The phases of HfMo 2 (220) and MoN(200) were shown above 6% N 2 flow ratio. Compare to the annealing samples as shown in Fig. 3(b) , the phase of the Hf x Mo y N z thin film with N 2 flow ratio more than 6% changed form HfMo 2 (220) and MoN(200) to Mo 2 N(200). It suggests that the Hf x Mo y N z thin films were re-crystallization after high temperature annealing. Shen et al., [3] has been reported the low resistivity was due to the re-crystallization of the Mo 2 N structure. It is consistent with the results as shown in the Fig. 2 .
The Hf x Mo y N z metal gate electrode with Gd 2 O 3 gate dielectric of pMOSFET device has been demonstrated. 
Nitrogen Effect on Threshold Voltage Modulation
The Hf x Mo y N z /Gd 2 O 3 capacitor with N 2 flow ratio of 0, 6, and 10% has been fabricated for work function modulation study. The effects of N 2 flow ratio on the C-V characteristics were shown in Fig. 9(a) ), however the effective extrinsic interface states occurs near the valence band for Hf x Mo y N z /Gd 2 O 3 structure (Fig. 9(b) ) and creates a dipole that tends to drive the band lineup toward the valence band position.
Conclusion
The Table 1   Table 1 show the metal gate and high-k process condition. Fig. 1 The conventional self-aligned process flow of Hf x Mo y N z /Gd 2 O 3 pMOSFET device. 
